L Number	Hits	Search Text	DB	Time stamp
-	188	711/128,129.cor. and @ad<20010213	USPAT;	2004/11/12 13:41
			US-PGPUB;	
1			EPO; JPO;	
	20	711/127.cor. and @ad<20010213	IBM_TDB	2004/11/12 15:54
-	20	7 11/12/.col. and @ad~20010215	USPAT; US-PGPUB;	2004/11/12 15:54
			EPO; JPO;	
			IBM TDB	
-	10	((set adj associative) with (power near reduc\$4)) and	USPAT;	2004/11/12 16:03
		@ad<20010213	US-PGPUB;	
		•	EPO; JPO;	
	3	((set adj associative) with (power) with (direct adj map\$3))	IBM_TDB	2004/44/42 46:03
-	5	and @ad<20010213	USPAT;	2004/11/12 16:03
		and @44 255 102 15	EPO; JPO;	
			IBM TDB	•
-	1	5860127,pn.	USPAT;	2004/11/12 16:27
			US-PGPUB;	
			EPO; JPO;	
			IBM_TDB	



**US Patent & Trademark Office** 

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library O The Guide

+"set-associative" power reduce

## HEACH DIGITAL LIERAR

Feedback Report a problem Satisfaction survey

Published before February 2001 Terms used set associative power reduce

Found **792** of **110,013** 

Sort results

Display expanded form results

relevance

Save results to a Binder Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 200

window

Result page: **1** <u>2</u> <u>3</u> <u>4</u> <u>5</u> <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u>

Relevance scale 🔲 📟 📟

Best 200 shown

1 Reducing TLB power requirements

Toni Juan, Tomas Lang, Juan J. Navarro

August 1997 Proceedings of the 1997 international symposium on Low power electronics and design

Full text available: pdf(751,55 KB) Additional Information: full citation, references, citings

2 Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation

Kanad Ghose, Milind B. Kamble

August 1999 Proceedings of the 1999 international symposium on Low power electronics and design

Full text available: pdf(789.43 KB)

Additional Information: full citation, references, citings, index terms

Keywords: low power caches, power estimation

Selective cache ways: on-demand cache resource allocation

David H. Albonesi

November 1999 Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture

**Publisher Site** 

Full text available: pdf(1.09 MB) Additional Information: full citation, abstract, references, citings, index

Increasing levels of microprocessor power dissipation call for new approaches at the architectural level that save energy by better matching of on-chip resources to application requirements. Selective cache ways provides the ability to disable a subset of the ways in a set associative cache during periods of modest cache activity, while the full cache may remain operational for more cache-intensive periods. Because this approach leverages the subarray partitioning that is already pr ...

The energy efficiency of IRAM architectures

Richard Fromm, Stylianos Perissakis, Neal Cardwell, Christoforos Kozyrakis, Bruce McGaughy, David Patterson, Tom Anderson, Katherine Yelick

May 1997 ACM SIGARCH Computer Architecture News, Proceedings of the 24th annual international symposium on Computer architecture, Volume 25 Issue 2

Full text available: pdf(1.69 MB)

Additional Information: full citation, abstract, references, citings, index